Digital System Design Using Verilog BEC302 / 21EC32
54 videos • 81,640 views • by Explore Electronics
DSDV videos, Model QP, VTU exam QP Solutions
1
Digital System Design Using Verilog | 21EC32 | 3rd sem | EC TC
Explore Electronics
Download
2
DSDV Important Questions for Exam | Digital System Design using verilog | DSDV 3rd sem ECE
Explore Electronics
Download
3
DSDV 20 Important Questions in Digital System Design using verilog | DSDV BEC302 / 21EC32
Explore Electronics
Download
4
VLSI Jobs opportunities in India | How to start VLSI Career | Front End vs Backend | ECE Jobs
Explore Electronics
Download
5
Introduction to Digital System Design | Definition of Combinational Logic & Sequential Logic
Explore Electronics
Download
6
Conversion of Non Canonical to Canonical Form | Sum of Product expression
Explore Electronics
Download
7
Conversion of Non Canonical to Canonical Form | Product of Sum expression | POS
Explore Electronics
Download
8
Generation of Switching Expressions from Truth Table | Minterm Maxterm Expressions
Explore Electronics
Download
9
Introduction to Verilog | Types of Verilog modeling styles | Verilog code #verilog
Explore Electronics
Download
10
Verilog Basics With Introductory Video | Part 1 | Introduction to Verilog
Explore Electronics Plus
Download
11
Verilog Basics With Introductory Video | Part 2
Explore Electronics Plus
Download
12
verilog code for 2:1 Mux in all modeling styles
Explore Electronics
Download
13
verilog code for Half Adder | simulation with testbench Waveform | online simulator
Explore Electronics
Download
14
verilog code for Full Adder | Full adder using Two Half Adders | simulation with testbench Waveform
Explore Electronics
Download
15
K-Map Karnaugh Map for 2, 3 and 4 variables
Explore Electronics
Download
16
KMap for 3 variables | Essential prime implicants | Karnaugh Map
Explore Electronics
Download
17
KMap for 4 variables | Essential prime implicants | Karnaugh Map
Explore Electronics
Download
18
Half Adder | Full Adder | Truth Table | Logic Circuit | Boolean Expression
Explore Electronics
Download
19
Half Subtractor | Full Subtractor using two Half Subtractors | Boolean Expression
Explore Electronics
Download
20
4 bit Adder and Subtractor | Ripple Carry Adder
Explore Electronics
Download
21
Carry Look ahead Adder | Disadvantage of Ripple Carry Adder
Explore Electronics
Download
22
verilog code for 4 to 1 Mux | Gate level description code for multiplexer
Explore Electronics
Download
23
Proof of Boolean Theorems and Laws | Demorgans theorem
Explore Electronics
Download
24
FlipFlops circuits | SR D JK T FLipflops in Digital Electronics
Explore Electronics
Download
25
Multiplexer 2:1 Mux 4:1 Mux | Design 4:1 mux using 2:1
Explore Electronics
Download
26
Decoder 2: 4 | verilog code for 2 to 4 decoder in data flow and behavioral description
Explore Electronics
Download
27
8 Bit ALU Verilog code, Testbench and simulation
Explore Electronics
Download
28
8 to 3 Priority Encoder, verilog code for priority Encoder and Testbench
Explore Electronics
Download
29
Implementation using 3 to 8 Decoder | Logic Circuit
Explore Electronics
Download
30
Gray code | Binary Code | Conversion from Binary to Gray and Gray to Binary
Explore Electronics
Download
31
How to download VTU Model Question Paper of ALL Subjects
Explore Electronics
Download
32
How to Write Excitation Table, Characteristic Table and Expression | SR FlipFLop
Explore Electronics
Download
33
JK FlipFLop Excitation Table, Characteristic Table and Expression | JK FlipFLop
Explore Electronics
Download
34
D FlipFLop and T Flipflop Excitation Table, Characteristic Table and Expression
Explore Electronics
Download
35
Conversion from SR Flipflop to JK Flip Flop | SR to JK
Explore Electronics
Download
36
Master Slave Flipflop | SR Flip FLop as MS Flipflop
Explore Electronics
Download
37
Design of 4 Bit synchronous counter using D Flip Flop | Counter Design using flipflops
Explore Electronics
Download
38
DSDV VTU Exam Question Paper | Digital System Design using Verilog 3rd sem ECE | BEC302
Explore Electronics
Download
39
3rd Sem Rescheduled Exam Time Table | Rescheduled dates | VTU Circular
Explore Electronics
Download
40
DSDV Solution to VTU Exam Question Paper 2023 | Digital System Design using Verilog
Explore Electronics
Download
41
blocking and nonblocking in verilog | swap registers using Blocking Non Blocking #verilog
Explore Electronics Plus
Download
42
DSDV VTU Model Question paper 2024 | ECE
Explore Electronics
Download
43
DSDV Model Paper Solution | Part 1 Qn 1a | Digital System Design using Verilog VTU
Explore Electronics
Download
44
DSDV Model Paper Solutions | part 2 | Design of 2x1 Mux with active low enable and signal delay
Explore Electronics
Download
45
DSDV | Mod 6 counter Design using SR FlipFlop
Explore Electronics
Download
46
[Deleted video]
Download
47
DSDV Model Question Paper 2 | BEC302
Explore Electronics
Download
48
DSDV Model Paper 2 Solutions | Qn 1
Explore Electronics
Download
49
half adder in verilog all modeling styles
Explore Electronics Plus
Download
50
DSDV Model Paper 2 Solutions | BEC302
Explore Electronics
Download
51
DSDV Complete Model Paper 1 Solutions | BEC302
Explore Electronics
Download
52
DSDV model Paper Solution Qn 2b | Implementation of Maxterm Function f(a, b, c, d) = πM () + dc()
Explore Electronics
Download
53
DSDV | Design of Up Down Counter verilog code
Explore Electronics
Download
54
DSDV Design of 4 to 2 priority Encoder with valid input.
Explore Electronics
Download